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Abstract
Deﬂection routing is a promising approach for energy and hardware eﬃcient NoCs. Future VLSI designs will have an increasing
susceptibility to failures and breakdowns. The inherent redundancy of NoCs can be used to tolerate such failures. We extended
the non-fault-tolerant CHIPPER router architecture to enable fault-tolerance. This architecture is based on deﬂection routing and
utilizes a permutation network instead of a crossbar. Compared to a crossbar based design, a permutation network allows a faster
and smaller router design. Simulations of a 8 × 8 network and more than 30.000 ﬂit injections show, that our router architecture is
competitive with existing crossbar based fault-tolerant router architectures.
c© 2015 The Authors. Published by Elsevier B.V.
Peer-review under responsibility of the Conference Program Chairs.
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1. Introduction
Network on Chips (NoCs) are considered as the prevalent interconnection infrastructure for future many-core
systems because of the demanding communication requirements of these systems1. A frequently used topology is the
2D mesh, in which each router has ﬁve ports: four ports connecting the neighboring routers (n, e, s, w) and one local
port (l) connecting a PE. Most of the current NoC designs adopt buﬀered routers with wormhole ﬂow control2, which
leads to a signiﬁcant energy and area consumption of such networks. The energy consumption of the network of a
many-core system is substantial and will be a primary barrier in the future3,4. The NoC of Intel’s 80-Core Teraﬂops
Research Chip, for example, consumes 28% of system power5. A signiﬁcant proportion of energy and area used by
the network is consumed by buﬀers6,7. In this paper we focus on deﬂection routing, where each router computes
a permutation between all inputs and outputs. Deﬂection routing does not need buﬀers and allows simple, local
ﬂow control. These beneﬁts lead to area and power savings, as well as to a short router latency. The ever growing
number of cores and resources per chip is caused by continued technology scaling. The shrinking transistor size leads
to increasing variability in performance and reliability. Static variations like random dopant ﬂuctuations lead to an
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Fig. 1. Our router architecture consisting of the non-fault-tolerant router architecture
(depicted gray), the fault-handler, the fault-status-handler and a stress-value counter.
Flit: dst src hc fs ret pl
x y x y
Bits: 4 4 4 4 8 3 1 36
Fig. 2. Flit structure consisting of destination and
source address, hop-count hc, fault-status fs, return
ﬂag ret and payload pl.
irreversible device degradation over time. Therefore, the probability of link failures or even the breakdown of whole
routers increases for structures in nanometer range8. Future NoCs should thus be able to cope with failures as failures
are inherent in those systems. This work introduces a fault-tolerant NoC, which utilizes the inherent redundancy of
NoCs to tolerate arbitrary link failures.
The remainder of the paper is organized as follows. In Section 2 we present related work. Section 3 introduces
our basic router architecture, which is enhanced to a fault-tolerant router architecture in Section 4. In Section 5 we
evaluate the performance and hardware requirements. Finally, this paper closes with a conclusion in Section 6.
2. Related Work
In recent years, several approaches have been investigated to achieve fault tolerant NoCs. An overview of failure
mechanisms, fault models and fault tolerance methods is given in9. The related work in this section is restricted to
fault-tolerant NoCs, which utilize deﬂection routing. In10,11, the Nostrum NoC12, which utilizes deﬂection routing,
has been extended to tolerate transient, intermittent and permanent faults. Their fault-adaptive ”cost-based deﬂec-
tion routing” algorithm even employs the remaining functionality of partial defective routers. The main emphasis of
their architecture lays on highest possible performance and optimal routing decisions. However, this is contrary to
our approach, as our design focus lies on an energy eﬃcient and fast router architecture. This is why the cost based
router architecture in omitted for the evaluation in Section 5. Feng et al. presented a fault-tolerant deﬂection routing
algorithm called FoN which makes routing decisions based on fault-information of two-hop neighbor routers13. FoN
can only tolerate fault-regions with a single convex / concave point. In14, Feng et al. also presented a fault-tolerant
deﬂection routing algorithm FTDR based on Q-learning. FTDR is a table-based algorithm, which outperforms FoN
and ”cost-based routing” in terms of throughput and average hop-count. However, even if the achievable frequency is
quite similar to FoN, the required area is yet higher than that of cost-based routing. To reduce the routing table over-
head, Feng et al. proposed FTDR-H, in which each switch contains a local and a region routing table. Additionally,
a 3D version of FTDR was presented in15, and a version that tolerates transient failures as well was presented in16.
All these NoCs are based on a router architecture that utilizes a crossbar. To the best of our knowledge, the herein
presented router architecture is the ﬁrst fault-tolerant architecture, that utilizes a permutation network (cf. Section 3)
and fault-aware ﬂits (cf. Section 4).
3. Router Architecture
Our router architecture FaFNoC (fault-aware ﬂits NoC) is based on the non-fault-tolerant CHIPPER architecture
presented in17. CHIPPER is an energy eﬃcient, simple, and fast router architecture, which utilizes buﬀer-less de-
ﬂection routing and additionally a permutation network instead of a crossbar. An overview of the herein presented
router architecture is depicted in Fig. 1. We adopted the injection and ejection stage as well as the permutation net-
work from the non-fault-tolerant CHIPPER architecture. The ejector enables the extraction of ﬂits that have reached
their destination, from the network to the local port. Accordingly, the injector enables the injection of ﬂits into the
network, if at least one port is idle. The permutation network consists of four permuter blocks p1 . . . p4 and replaces
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Algorithm 1 Routing algorithm for fault-free routers
1: procedure Routing( f1, f2) // f1, f2 are the two input ﬂits
2: hp← priority( f1, f2) // ﬁnd higher prioritized ﬂit
3: diﬀx ← x − hp(destx) // hops from router to destination along x
4: diﬀy ← y − hp(desty) // hops from router to destination along y
5: if permuter is p1 or p2 then
6: if hp from e and diﬀx < 0 then // avoid oscillating
7: route hp to p3
8: else if hp from w and diﬀx > 0 then
9: route hp to p3
10: else if hp from n and diﬀy < 0 then
11: route hp to p4
12: else if hp from s and diﬀy > 0 then
13: route hp to p4
14: else if diﬀx  0 and diﬀy  0 then
15: route along direction with lower stress value
16: else if diﬀy  0 then
17: route hp to p3 // route along y direction to dest.
18: else
19: route hp to p4 // route along x direction to dest.
20: end if
21: else if permuter is p3 then
22: if diﬀy < 0 then
23: route hp to n // dest. is located in the north
24: else
25: route hp to s // dest. is located in the south
26: end if
27: else if permuter is p4 then
28: if diﬀx < 0 then
29: route hp to e // dest. is located in the east
30: else
31: route hp to w // dest. is located in the west
32: end if
33: end if
34: end procedure
the commonly used crossbar. Each permuter block can swap both inputs or pass the inputs to the corresponding
outputs (identity function). In contrast to the commonly used crossbar, the utilized two-stage permuter network does
not allow every reasonable permutation. It only guarantees that the highest prioritized ﬂit will be routed closer to its
destination. Crossbar based NoCs sort all arriving ﬂits according to their priority at the port allocation.. This yields in
a longer critical path due to the sequential dependence of the ﬂit sorting. To avoid livelocks and handle prioritization
of competing ﬂits, our router architecture prioritizes ﬂits according to their age.
Deﬂection routing does not specify which path a ﬂit has to follow. A great advantage of deﬂection routing is the
absence of routing-dependent deadlocks. Hence, a ﬂit can be routed towards each direction and deadlocks do not
need to be considered by the routing algorithm. Herein fault-free routers route ﬂits according to Algorithm 1. Routers
dynamically decide if ﬂits are routed in x- or y-direction ﬁrst, depending on the load of the adjacent routers. The
routing decision of every permuter is only based on the local information of arriving ﬂits and maybe on the stress
value of the adjacent routers (average number of received ﬂits in the last four clock cycles) . First of all, each permuter
determines the higher prioritized ﬂit (cf. line 2 of Algorithm 1). Permuter p1 and p2 decide if the higher prioritized
ﬂit will ﬁrst be routed in x− or in y−direction to its destination. To avoid ﬂit oscillating between adjacent routers, a
fault free router will never send a ﬂit back to its original direction. This is ensured in lines 6 - 13. If the distance in
both productive directions is not zero and the ﬂit has arrived from one of the two remaining directions, the direction
with the smaller stress value will be chosen (line 14). Otherwise, the ﬂit will be routed in the direction which is not
zero (line 16 and 18). Permuter p3 can forward the ﬂit to the north or to the south (y-axis). If the destination of the
higher prioritized ﬂit is located in the north, the ﬂit will be routed to the n-port (line 22), otherwise to the south (line
24). Accordingly, permuter p4 moves the higher prioritized ﬂit to the east (line 28) or to the west (line 30).
4. Fault-tolerant Router Architecture
The beneﬁts of the non-fault-tolerant version are a fast, energy eﬃcient and small router architecture. We ensured
that these features remain preserved as far as possible. Therefore, we avoided large routing-table and also the exchange
of fault information between adjacent routers. Our fault-model takes permanent link failures into account, which can
be caused e.g. by wearout mechanisms. Fault detection can be achieved, for example by simple acknowledgment of
received ﬂits and the counting of failed transmissions, as presented in10. Fault detection is beyond the scope of this
paper. We assume that every router has a four bit width fault information input f i, representing the fault status of each
link (see Fig. 1). As a basic assumption of deﬂection routing is an equal number of inputs and outputs, link failures
are considered as bidirectional. To enable fault-tolerance, ﬁrstly, broken links may not be used, and secondly, as much
ﬂits as possible should arrive at their destination, nevertheless. To ensure that broken links are not used, the permuter
blocks have to be conﬁgured accordingly. In case of four or three link failures the behavior of routers is obvious. If all
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Fig. 3. Permuter blocks with one faulty port (dashed gray line).
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Fig. 5. Fault evasion for complex fault-situation.
four links are faulty, the router can not receive or send any message and the behavior of the permuters is not relevant.
If three links are faulty, every packet that arrives at the last working port has to leave the router via the same port at
the next clock cycle or it has to be ejected to the local port. For one or two faulty links the routing decision is more
complicated. Fig. 3 shows all of the one port fault situations.
It can be seen that for every one port fault situation the two permuters connected to the faulty port are in state 0.
If e.g. the north port is faulty (Fig. 3a), p1 can not be in state 1. Otherwise the ﬂit from the east port and possibly
one ﬂit from p2 would arrive at p3. As the north output of permuter p3 is defect, only a single ﬂit can be forwarded at
this permuter. The two remaining permuters can be in state 0 or in state 1. Fig. 4 shows all possible two link failure
situations. For Fig. 4a - 4d the state of exactly two permuters is 0 (permuters with exactly one faulty link) and the
state of one permuter is 0 or 1 (permuter with no faulty link). The state of the fourth permuter is irrelevant (depicted
as an empty square) as both input or output links are defect. This does not hold for Fig. 4f and Fig. 4e. If for example
the north and the west link are defect, both routing decisions should be possible, e → s, s → e and e → e, s → s.
Hence, all four permuters must be in the same state, as otherwise a defect link would be used. This implies that even
p1 (p2) has to consider the state of p2 (p1). In summary, every permuter has to evaluate the complete fault information
ﬁ and further has to coordinate its state / routing decision with all other permuters. Instead of adding complex logic to
all four permuters, we implemented a central fault-handler (fh). The fh (see Fig. 1) has a fault information input (ﬁ)
and four 2 bit width outputs fci, where the output fci controls the behavior of permuter pi. At fci = 00, the permuter
operates according to its routing algorithm (normal operation). At fci = 01, the state is set to state(pi) = 0 and at
fci = 10 to state(pi) = 1. Thus, at an erroneous router (at least one defect link) the fh determines the defect links,
which are signaled by ﬁ, and takes over the routing decision by setting fci = 01 or fci = 10.
Complex fault-situations can only be overcome if ﬂits are routed consciously away from their destinations. This
implies that knowledge about the fault-situation has to be present, as otherwise the ﬂits would be routed towards their
destinations. Such information can be stored in routers in terms of routing tables (as in FTDR) or it can be exchanged
between adjacent routers (as in FON). Routing tables occupy buﬀer space which contradicts to our design goals and
the exchange of fault information is limited to a small number of hops. Deﬂection routing dispenses with buﬀers and,
instead of being buﬀered, ﬂits are deﬂected in case of collisions. I.e. ﬂits are not stored in routers, but kept on links.
We transferred this approach to the fault-information keeping. Instead of adding fault awareness to every router, this
information is added to the ﬂits. Therefore, we extended the router architecture by the fault-status-handler (fsh) and
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the ﬂit structure (cf. Fig. 2) by a three bit width fault-status-ﬁeld (fs). To overcome a complex fault-situation, like the
one depicted in Fig. 5, two turns against the direction of the deﬂection are necessary. If a ﬂit is deﬂected to the left
(right) because of link failures, the region evasion to the right (left) will be started and the fsh (cf. Fig. 1) sets the fs
ﬁeld. Deﬂection herein means, that a ﬂit will be actually routed away from its destination. Accordingly to the evasion
direction (bit fs0), two turns are required to evade the fault region, whereas fs1−2 provides the number of turns which
are still required to complete the evasion successfully. An example is shown in Fig. 5. Router r1 deﬂects the ﬂit to
the east and therefore the fault status handler sets fs = 110. The ﬁrst bit indicates that left turns are necessary and
10 indicates that exactly two turns are still remaining. Router r2 performs the ﬁrst left turn and decrements the fault
status ﬁeld (fs = 101). Unfortunately, r3 has to deﬂect the ﬂit to r4. The fault status ﬁeld is set again to fs = 110. r4
performs a left turn (fs = 101) and also r5 performs a left turn (fs = 100). The fault status ﬁeld is then cleared by r6.
5. Evaluation
In this section we evaluate the performance and the costs of our router architecture FaFNoC introduced in Section
4 and compare the results to existing fault-tolerant, deﬂection routing based architectures. All router architectures
are simulated for a 8 × 8 NoC using our in-house cycle accurate simulator implemented in VHDL. We also reimple-
mented the NoCs (FON13, FTDR14, FTDR-H14), which are compared against our router architecture. Every router
is connected to a traﬃc generator, which is able to generate several traﬃc classes. Due to the space limitations, only
results for random traﬃc can be presented. Flits are injected at every router with a given injection probability, which
was set to 10% for all presented results. If a ﬂit could not be injected at a certain router due to congestion, the ﬂit was
discarded and never injected. Every simulation took 5000 clock cycles, which means, that every simulation tried to
inject approx. 32000 ﬂits. Every reported value is the average of three simulations. The locations of the ink failures
are randomly distributed, only connectivity was ensured. However, the same seed is used for every router architec-
ture, to ensure identical conditions for all architectures. To evaluate the fault-tolerance, we investigated the impact of
diﬀerent link-failure rates to the achievable throughput (Fig. 6a), the average hopcount (Fig. 6b) and the number of
lost ﬂits (Fig. 6c). For all three evaluation criterions FTDR performs best. Even for high fault rates (up to 30% of all
links are broken) only a slight decline of the throughput and the average hopcount could be observed. As FTDR learns
the interconnection topology, almost no ﬂits are lost (cf. Fig. 6c) and ﬂits use the shortest paths to their destinations,
even for complex fault-situations. This does not apply for FON and FTDR-H. At FON, every router only has two-hop
fault-information and hence, only fault-situations which do not exceed this number of hops can be tolerated. FTDR-H
utilizes a local- and a region-routing-table at every router. The region-table stores the distances to other regions (in
total four regions for our 8x8 NoC) and the local-table stores the distances to all routers in the same region. Complex
fault-situations which cause that the only path between source and destination traverses at least two regions can there-
fore also not be tolerated. The throughput of FTDR-H is slightly better than that of FON but the throughput of both
architecture degrade signiﬁcantly with higher fault rates, as complex fault-situations occur more frequently for higher
fault rates. The average hopcount of FTDR-H is even higher than that of FON (Fig. 6b). The reason for this is, that lost
ﬂits (ﬂits are discarded at hopcount overﬂow) are not considered for the average hopcount. Our architecture performs
slightly better than FON and FTDR-H in terms of throughput and average hopcount. However, FaFNoC loses almost
no ﬂits, whereas up to 800 ﬂits are lost at FON and 200-400 lost ﬂits at FTDR-H. To evaluate the hardware costs and
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the achievable clock frequency, we synthesized all four router architectures using XST, which is part of Xilinx’s ISE
Design Software. Please note that XST synthesizes a design for FPGAs and uses not a standard cell library like ASIC
synthesis software. Nevertheless, this enables us to compare the hardware requirements and the achievable speed
of our router architectures. Figure 7 shows the number of required look-up tables (LUTs) and the achievable clock
frequency for one switch of a 8 × 8 NoC. It can be seen, that FTDR and FTDR-H require signiﬁcantly more LUTs
than the two other router architectures compared herein, due to the routing-table. FON is a signiﬁcantly smaller and
faster router architecture than FTDR, as only two-hop fault information is used. FaFNoC allows the highest clock
frequency, which is mainly due to the permutation network. Our router architecture requires also the least resources
due to the eﬃcient fault tolerance mechanisms.
6. Conclusion
In this paper we presented a fault-tolerant buﬀerless NoC. To the best of our knowledge, this is the ﬁrst approach
that utilizes deﬂection routing combined with a permutation network, which enables a simple and fast router design.
In order to preserve this beneﬁts, our router design avoids the exchange of fault-information between routers and
requires no routing table. We showed, that a central unit coordinating all four permuter blocks would be useful. To
overcome even complex fault situations, we introduced the fault status handler (fsh) and fault aware ﬂits. This allows,
that ﬂits are routed consciously away from their destination to circumvent complex fault situations. We evaluated
hardware costs as well as achievable performance for our router architecture FaFNoC and compared the results to
existing fault-tolerant, deﬂection routing based architectures. FaFNoC achieves slightly better results than FON or
FTDR-H for throughput and average hopcount and loses almost no ﬂits. Further, the synthesis results for FaFNoC
show, that signiﬁcantly less LUTs are required, as for FTDR.
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